




P. Specht's „Liste der 8-Byte-Floatingpoint Befehle des masm32 Assemblers“
COMPACTED INTEL PENTIUM-4 PRESCOTT (April 2004) DPFP COMMAND SET

ADDPD	Add Packed Double-precision Floating-Point Values (8 byte)																																			
ADDSD	Add low Scalar Double-precision Floating-Point Values																																			
ADDSUBPD	: Packed Double-FP Add/Subtract in the high quadword of source stores the result in the high quadword of the destination																																			
ANDPD	Bitwise Logical AND of Packed Double-precision Floating-Point Values																																			
ANDNPD	Bitwise Logical AND NOT of Packed Double-precision Floating-Point Values																																			
CMPPD	Compare Packed Double-precision Floating-Point Values <table border="1"> <tr> <td>EQ</td> <td>0</td> <td>000B</td> <td>Equal</td> <td>A = B</td> </tr> <tr> <td>LT</td> <td>1</td> <td>001B</td> <td>Less-than</td> <td>A < B</td> </tr> <tr> <td>LE</td> <td>2</td> <td>010B</td> <td>Less-than-or-equal</td> <td>A ≤ B</td> </tr> <tr> <td>UNORD</td> <td>3</td> <td>011B</td> <td>Unordered</td> <td>A,B = Unordered</td> </tr> <tr> <td>NEQ</td> <td>4</td> <td>100B</td> <td>Not-equal</td> <td>A ≠ B</td> </tr> <tr> <td>NLT</td> <td>5</td> <td>101B</td> <td>Not-less-than</td> <td>NOT(A < B)</td> </tr> <tr> <td>NLE</td> <td>6</td> <td>110B</td> <td>Not-less-than-or-equal</td> <td>NOT(A ≤ B)</td> </tr> </table>	EQ	0	000B	Equal	A = B	LT	1	001B	Less-than	A < B	LE	2	010B	Less-than-or-equal	A ≤ B	UNORD	3	011B	Unordered	A,B = Unordered	NEQ	4	100B	Not-equal	A ≠ B	NLT	5	101B	Not-less-than	NOT(A < B)	NLE	6	110B	Not-less-than-or-equal	NOT(A ≤ B)
EQ	0	000B	Equal	A = B																																
LT	1	001B	Less-than	A < B																																
LE	2	010B	Less-than-or-equal	A ≤ B																																
UNORD	3	011B	Unordered	A,B = Unordered																																
NEQ	4	100B	Not-equal	A ≠ B																																
NLT	5	101B	Not-less-than	NOT(A < B)																																
NLE	6	110B	Not-less-than-or-equal	NOT(A ≤ B)																																
CMPSD	Compare Scalar Double-precision Floating-Point Values = compare dword at address DS:(E)SI with dword at address ES:(E)DI;																																			
COMISD	Compare Scalar Ordered Double-precision Floating-Point Values and Set EFLAGS Compare low doubleprecision floating-point values in <i>xmm1</i> and <i>xmm2/mem64</i> , set the EFLAGS																																			
CVTDQ2PD	Convert Packed Doubleword Integers to Packed Double-precision Floating-Point from <i>xmm2/m128</i> to two packed double-precision floating-point values in <i>xmm1</i> .																																			
CVTPD2DQ	Convert Packed Double-precision Floating-Point Values to Packed Doubleword Integers <i>xmm2/m128</i> to two packed signed doubleword integers in <i>xmm1</i>																																			
CVTPD2PI	Convert Packed Double-precision Floating-Point Values to Packed Doubleword Integers																																			
CVTPD2PS	Convert Packed Double-precision Floating-Point Values to Packed Single-PrecisionFP																																			
CVTPI2PD	Convert Packed Doubleword Integers to Packed Double-precision Floating-Point																																			
CVTPS2PD	Convert Packed Single-Precision Floating-Point Values to Packed Double-precisionFP																																			
CVTSD2SI	Convert Scalar Double-precision Floating-Point Value to Doubleword Integer																																			
CVTSD2SS	Convert Scalar Double-precision Floating-Point Value to Scalar Single-PrecisionFP																																			
CVTSI2SD	Convert Doubleword Integer to Scalar Double-precision Floating-Point Value																																			
CVTSS2SD	Convert Scalar Single-Precision Floating-Point Value to Scalar Double-precision FP																																			
CVTTPD2PI	Convert with Truncation Packed Double-precision FP to Packed Doubleword Integers																																			
CVTTPD2DQ	Convert with Truncation Packed Double-precision FP to Packed Doubleword Integers																																			
CVTSS2SI	Convert with Truncation Scalar Double-precision FP to Signed Doubleword Integer																																			
DIVPD	Divide Packed Double-precision Floating-Point Values in <i>xmm1</i> by packed doubleprecision floating-point values <i>xmm2/m128</i> .																																			
DIVSD	Divide Scalar Double-precision Floating-Point Values Divide low double-precision floating-point value in <i>xmm1</i> by low double-precision floating-point value in <i>xmm2/mem64</i> .																																			
F2XM1	Compute 2^{x-1}																																			
FABS	Absolute Value																																			
FADD FADDP FIADD	FADD <i>m32fp</i> FADD <i>m64fp</i> FADD ST(0), ST(i) FADD ST(i), ST(0) FADDP ST(i), ST(0) FADDP Add ST(0) to ST(1), store result in ST(1), and pop the register stack. FIADD <i>m32int</i> FIADD <i>m16int</i>																																			
FCHS	Change Sign																																			
FCMOVcc	<table border="1"> <tr> <td>FCMOVB</td> <td>ST(0), ST(i)</td> <td>Move if below (CF=1)</td> </tr> <tr> <td>FCMOVE</td> <td>ST(0), ST(i)</td> <td>Move if equal (ZF=1)</td> </tr> <tr> <td>FCMOVBE</td> <td>ST(0), ST(i)</td> <td>Move if below or equal (CF=1 or ZF=1)</td> </tr> <tr> <td>FCMOVU</td> <td>ST(0), ST(i)</td> <td>Move if unordered (PF=1)</td> </tr> <tr> <td>FCMOVNB</td> <td>ST(0), ST(i)</td> <td>Move if not below (CF=0)</td> </tr> <tr> <td>FCMOVNE</td> <td>ST(0), ST(i)</td> <td>Move if not equal (ZF=0)</td> </tr> <tr> <td>FCMOVNBE</td> <td>ST(0), ST(i)</td> <td>Move if not below or equal (CF=0 and ZF=0)</td> </tr> <tr> <td>FCMOVNU</td> <td>ST(0), ST(i)</td> <td>Move if not unordered (PF=0)</td> </tr> </table> <p>Floating-Point Conditional Move</p>	FCMOVB	ST(0), ST(i)	Move if below (CF=1)	FCMOVE	ST(0), ST(i)	Move if equal (ZF=1)	FCMOVBE	ST(0), ST(i)	Move if below or equal (CF=1 or ZF=1)	FCMOVU	ST(0), ST(i)	Move if unordered (PF=1)	FCMOVNB	ST(0), ST(i)	Move if not below (CF=0)	FCMOVNE	ST(0), ST(i)	Move if not equal (ZF=0)	FCMOVNBE	ST(0), ST(i)	Move if not below or equal (CF=0 and ZF=0)	FCMOVNU	ST(0), ST(i)	Move if not unordered (PF=0)											
FCMOVB	ST(0), ST(i)	Move if below (CF=1)																																		
FCMOVE	ST(0), ST(i)	Move if equal (ZF=1)																																		
FCMOVBE	ST(0), ST(i)	Move if below or equal (CF=1 or ZF=1)																																		
FCMOVU	ST(0), ST(i)	Move if unordered (PF=1)																																		
FCMOVNB	ST(0), ST(i)	Move if not below (CF=0)																																		
FCMOVNE	ST(0), ST(i)	Move if not equal (ZF=0)																																		
FCMOVNBE	ST(0), ST(i)	Move if not below or equal (CF=0 and ZF=0)																																		
FCMOVNU	ST(0), ST(i)	Move if not unordered (PF=0)																																		

FCOS	Cosine
FDIV FDIVP FIDIV	Divide
FDIVR FDIVRP FIDIVR	Reverse Divide
FFREE	Free Floating-Point Register
FINIT FNINIT	Initialize FPU after checking for pending unmasked floating-point exceptions. Initialize FPU without checking for pending unmasked floating-point exceptions.
FLD	Load Floating Point Value Push <i>m32fp</i> onto the FPU register stack. Push <i>m64fp</i> onto the FPU register stack. Push <i>m80fp</i> onto the FPU register stack. Push ST(i) onto the FPU register stack.
FLD1 FLDL2T FLDL2E FLDPI FLDLG2 FLDLN2 FLDZ	Load Constant
FMUL FMULP FIMUL	Multiply
FNOP	No Operation
FPATAN	Partial Arctangent
FPREM	Partial Remainder
FPREM1	Partial Remainder
FPTAN	Partial Tangent
FRNDINT	Round to Integer
FSCALE	Scale
FSIN	Sine
FSINCOS	Sine and Cosine
FSQRT	Square Root
FST FSTP	Store Floating Point Value Copy ST(0) to <i>m32fp</i> . Copy ST(0) to <i>m64fp</i>. Copy ST(0) to ST(i). Copy ST(0) to <i>m32fp</i> and pop register stack. Copy ST(0) to <i>m64fp</i> and pop register stack. Copy ST(0) to <i>m80fp</i> and pop register stack. Copy ST(0) to ST(i) and pop register stack.
FSUB FSUBP FISUB	Subtract
FSUBR FSUBRP FISUBR	Reverse Subtract
FTST	TEST
FUCOM FUCOMP FUCOMPP	Unordered Compare Floating Point Values Compare ST(0) with ST(i). Compare ST(0) with ST(1). Compare ST(0) with ST(i) and pop register stack. Compare ST(0) with ST(1) and pop register stack. Compare ST(0) with ST(1) and pop register stack twice.
FXAM	ExamineModR/M
FXCH	Exchange Register Contents
FXRSTOR	Restore x87 FPU, MMX Technology, SSE, SSE2, and SSE3 State
FXSAVE	Save x87 FPU, MMX Technology, SSE, and SSE2 State
FEXTRACT	Extract Exponent and Significand
FYL2X	Compute $y * \log_2 x$
FYL2XP1	Compute $y * \log_2(x + 1)$
HADDPD	Packed Double-FP Horizontal Add

HSUBPD	: Packed Double-FP Horizontal Subtract like HADDPD, but subtract from lower the upper																																																																																																				
Jcc	Jump if Condition Is Met *)																																																																																																				
JMP	Jump																																																																																																				
LDDQU	: Load Unaligned Integer 128 Bits																																																																																																				
LEA	Load Effective Address																																																																																																				
LOOP LOOPcc	Loop According to ECX Counter E2 <i>cb</i> LOOP <i>rel8</i> Decrement count; jump short if count ≠ 0. E1 <i>cb</i> LOOPE <i>rel8</i> Decrement count; jump short if count ≠ 0 and ZF = 1. E0 <i>cb</i> LOOPNE <i>rel8</i> Decrement count; jump short if count ≠ 0 and ZF = 0.																																																																																																				
MASKMOVDQU	Store Selected Bytes of Double Quadword Selectively write bytes from <i>xmm1</i> to memory location using the byte mask in <i>xmm2</i> . The default memory location is specified by DS:EDI.																																																																																																				
MASKMOVQ	Store Selected Bytes of Quadword																																																																																																				
MAXPD	Return Maximum Packed Double-precision Floating-Point Values Return the maximum double-precision floating-point values between <i>xmm2/m128</i> and <i>xmm1</i> . The most significant bit in each byte of the mask operand determines whether the corresponding byte in the source operand is written to the corresponding byte location in memory: 0 indicates no write and 1 indicates write.																																																																																																				
MAXSD	Return Maximum Scalar Double-precision Floating-Point Value Return the maximum scalar doubleprecision floating-point value between <i>xmm2/mem64</i> and <i>xmm1</i>																																																																																																				
MINPD	Return Minimum Packed Double-precision Floating-Point Values (see MAXPD)																																																																																																				
MINSD	Return Minimum Scalar Double-precision Floating-Point Value (see MAXSD)																																																																																																				
MOV	<table border="1" data-bbox="430 1024 1149 1577"> <tr><td>MOV <i>r/m8,r8</i></td><td>Move</td><td><i>r8</i></td><td>to</td><td><i>r/m8</i>.</td></tr> <tr><td>MOV <i>r/m16,r16</i></td><td>Move</td><td><i>r16</i></td><td>to</td><td><i>r/m16</i>.</td></tr> <tr><td>MOV <i>r/m32,r32</i></td><td>Move</td><td><i>r32</i></td><td>to</td><td><i>r/m32</i>.</td></tr> <tr><td>MOV <i>r8,r/m8</i></td><td>Move</td><td><i>r/m8</i></td><td>to</td><td><i>r8</i>.</td></tr> <tr><td>MOV <i>r16,r/m16</i></td><td>Move</td><td><i>r/m16</i></td><td>to</td><td><i>r16</i>.</td></tr> <tr><td>MOV <i>r32,r/m32</i></td><td>Move</td><td><i>r/m32</i></td><td>to</td><td><i>r32</i>.</td></tr> <tr><td>MOV <i>r/m16,Sreg**</i></td><td>Move</td><td>segment</td><td>register to</td><td><i>r/m16</i>.</td></tr> <tr><td>MOV <i>Sreg,r/m16**</i></td><td>Move</td><td><i>r/m16</i></td><td>to segmt</td><td>register</td></tr> <tr><td>MOV AL,<i>offs:8*</i></td><td>Move</td><td>byte</td><td>at (<i>seg:offset</i>)</td><td>to AL</td></tr> <tr><td>MOV AX,<i>offs:16*</i></td><td>Move</td><td>word</td><td>at(<i>seg:offset</i>)</td><td>to AX</td></tr> <tr><td>MOV EAX,<i>offs:32*</i></td><td>Move</td><td>doubleword</td><td>at(<i>seg:offset</i>)</td><td>to EAX</td></tr> <tr><td>MOV <i>offs:8,AL</i></td><td>Move</td><td>AL</td><td>to(<i>seg:offset</i>).</td><td></td></tr> <tr><td>MOV <i>offs:16*,AX</i></td><td>Move</td><td>AX</td><td>to(<i>seg:offset</i>).</td><td></td></tr> <tr><td>MOV <i>offs:32*,EAX</i></td><td>Move</td><td>EAX</td><td>to(<i>seg:offset</i>).</td><td></td></tr> <tr><td>MOV <i>r8, imm8</i></td><td>Move</td><td><i>imm8</i></td><td>to</td><td><i>r8</i>.</td></tr> <tr><td>MOV <i>r16, imm16</i></td><td>Move</td><td><i>imm16</i></td><td>to</td><td><i>r16</i>.</td></tr> <tr><td>MOV <i>r32, imm32</i></td><td>Move</td><td><i>imm32</i></td><td>to</td><td><i>r32</i>.</td></tr> <tr><td>MOV <i>r/m8, imm8</i></td><td>Move</td><td><i>imm8</i></td><td>to</td><td><i>r/m8</i>.</td></tr> <tr><td>MOV <i>r/m16, imm16</i></td><td>Move</td><td><i>imm16</i></td><td>to</td><td><i>r/m16</i>.</td></tr> <tr><td>MOV <i>r/m32, imm32</i></td><td>Move</td><td><i>imm32</i></td><td>to</td><td><i>r/m32</i>.</td></tr> </table>	MOV <i>r/m8,r8</i>	Move	<i>r8</i>	to	<i>r/m8</i> .	MOV <i>r/m16,r16</i>	Move	<i>r16</i>	to	<i>r/m16</i> .	MOV <i>r/m32,r32</i>	Move	<i>r32</i>	to	<i>r/m32</i> .	MOV <i>r8,r/m8</i>	Move	<i>r/m8</i>	to	<i>r8</i> .	MOV <i>r16,r/m16</i>	Move	<i>r/m16</i>	to	<i>r16</i> .	MOV <i>r32,r/m32</i>	Move	<i>r/m32</i>	to	<i>r32</i> .	MOV <i>r/m16,Sreg**</i>	Move	segment	register to	<i>r/m16</i> .	MOV <i>Sreg,r/m16**</i>	Move	<i>r/m16</i>	to segmt	register	MOV AL, <i>offs:8*</i>	Move	byte	at (<i>seg:offset</i>)	to AL	MOV AX, <i>offs:16*</i>	Move	word	at(<i>seg:offset</i>)	to AX	MOV EAX, <i>offs:32*</i>	Move	doubleword	at(<i>seg:offset</i>)	to EAX	MOV <i>offs:8,AL</i>	Move	AL	to(<i>seg:offset</i>).		MOV <i>offs:16*,AX</i>	Move	AX	to(<i>seg:offset</i>).		MOV <i>offs:32*,EAX</i>	Move	EAX	to(<i>seg:offset</i>).		MOV <i>r8, imm8</i>	Move	<i>imm8</i>	to	<i>r8</i> .	MOV <i>r16, imm16</i>	Move	<i>imm16</i>	to	<i>r16</i> .	MOV <i>r32, imm32</i>	Move	<i>imm32</i>	to	<i>r32</i> .	MOV <i>r/m8, imm8</i>	Move	<i>imm8</i>	to	<i>r/m8</i> .	MOV <i>r/m16, imm16</i>	Move	<i>imm16</i>	to	<i>r/m16</i> .	MOV <i>r/m32, imm32</i>	Move	<i>imm32</i>	to	<i>r/m32</i> .
MOV <i>r/m8,r8</i>	Move	<i>r8</i>	to	<i>r/m8</i> .																																																																																																	
MOV <i>r/m16,r16</i>	Move	<i>r16</i>	to	<i>r/m16</i> .																																																																																																	
MOV <i>r/m32,r32</i>	Move	<i>r32</i>	to	<i>r/m32</i> .																																																																																																	
MOV <i>r8,r/m8</i>	Move	<i>r/m8</i>	to	<i>r8</i> .																																																																																																	
MOV <i>r16,r/m16</i>	Move	<i>r/m16</i>	to	<i>r16</i> .																																																																																																	
MOV <i>r32,r/m32</i>	Move	<i>r/m32</i>	to	<i>r32</i> .																																																																																																	
MOV <i>r/m16,Sreg**</i>	Move	segment	register to	<i>r/m16</i> .																																																																																																	
MOV <i>Sreg,r/m16**</i>	Move	<i>r/m16</i>	to segmt	register																																																																																																	
MOV AL, <i>offs:8*</i>	Move	byte	at (<i>seg:offset</i>)	to AL																																																																																																	
MOV AX, <i>offs:16*</i>	Move	word	at(<i>seg:offset</i>)	to AX																																																																																																	
MOV EAX, <i>offs:32*</i>	Move	doubleword	at(<i>seg:offset</i>)	to EAX																																																																																																	
MOV <i>offs:8,AL</i>	Move	AL	to(<i>seg:offset</i>).																																																																																																		
MOV <i>offs:16*,AX</i>	Move	AX	to(<i>seg:offset</i>).																																																																																																		
MOV <i>offs:32*,EAX</i>	Move	EAX	to(<i>seg:offset</i>).																																																																																																		
MOV <i>r8, imm8</i>	Move	<i>imm8</i>	to	<i>r8</i> .																																																																																																	
MOV <i>r16, imm16</i>	Move	<i>imm16</i>	to	<i>r16</i> .																																																																																																	
MOV <i>r32, imm32</i>	Move	<i>imm32</i>	to	<i>r32</i> .																																																																																																	
MOV <i>r/m8, imm8</i>	Move	<i>imm8</i>	to	<i>r/m8</i> .																																																																																																	
MOV <i>r/m16, imm16</i>	Move	<i>imm16</i>	to	<i>r/m16</i> .																																																																																																	
MOV <i>r/m32, imm32</i>	Move	<i>imm32</i>	to	<i>r/m32</i> .																																																																																																	
MOVAPD	Move Aligned Packed Double-precision Floating-Point Values: Move packed double-precision floating-point values from <i>xmm2/m128</i> to <i>xmm1</i> . Move packed double-precision floating-point values from <i>xmm1</i> to <i>xmm2/m128</i>																																																																																																				
MOVD MOVQ	Move Doubleword Move Quadword																																																																																																				
MOVDDUP	: Move One Double-FP and Duplicate Move (lower) double-precision floatingpoint value from the lower 64-bit operand in <i>xmm2/m64</i> to <i>xmm1</i> and duplicate to the upper 64 bit of <i>xmm1</i>																																																																																																				
MOVDQA	Move Aligned Double Quadword																																																																																																				
MOVDQU	Move Unaligned Double Quadword																																																																																																				
MOVDQ2Q	Move low Quadword from XMM to MMX Technology Register																																																																																																				
MOVHPD	Move High64bit of Packed-Double-precision Floating-Point Value																																																																																																				

	Move double-precision floating-point value from <i>m64</i> to high quadword of <i>xmm</i> . Move double-precision floating-point value from high quadword of <i>xmm</i> to <i>m64</i> .
MOVLPD	Move Low Packed Double-precision Floating-Point Value (see MOVHPD)
MOVMSKPD	Extract Packed Double-precision Floating-Point Sign Mask Extract 2-bit sign mask from <i>xmm</i> and store in <i>r32</i> .
MOVNTDQ	Store Double Quadword Using Non-Temporal Hint Move double quadword from <i>xmm</i> to <i>m128</i> using non-temporal hint.
MOVNTPD	Store Packed Double-precision Floating-Point Values Using Non-Temporal Hint
MOVQ	Move Quadword
MOVQ2DQ	Move Quadword from MMX Technology to low quadword of XMM Register
MOVSD	Move Scalar Double-precision Floating-Point Value Move scalar double-precision floating-point value from <i>xmm2/m64</i> to <i>xmm1</i> register. Move scalar double-precision floating-point value from <i>xmm1</i> register to <i>xmm2/m64</i> .
MOVUPD	Move Unaligned Packed Double-precision Floating-Point Values Move packed double-precision floating-point values from <i>xmm2/m128</i> to <i>xmm1</i> . Move packed double-precision floating-point values from <i>xmm1</i> to <i>xmm2/m128</i> .
MOVZX	Move with Zero-Extend
MULPD	Multiply Packed Double-precision Floating-Point Values in <i>xmm2/m128</i> by <i>xmm1</i>
MULSD	Multiply Scalar Double-precision Floating-Point Values Multiply the low double-precision floating-point value in <i>xmm2/mem64</i> by low double-precision floating-point value in <i>xmm1</i> .
ORPD	Bitwise Logical OR of Double-precision Floating-Point Values in <i>xmm2/m128</i> and <i>xmm1</i> .
PAND	Logical AND Bitwise AND <i>mm/m64</i> and <i>mm</i> . Bitwise AND of <i>xmm2/m128</i> and <i>xmm1</i> . The destination operand can be an MMX technology register or an XMM register.
PANDN	Logical AND NOT (see above)
PAUSE	Spin Loop Hint
PAVGB PAVGW	Average Packed Integers
PCMPEQB PCMPEQW PCMPEQD	Compare Packed Data for Equal Compare packed doublewords in <i>mm/m64</i> and <i>mmx</i> for equality Compare packed doublewords in <i>xmm2/m128</i> and <i>xmm1</i> for equality
PMOVMASKB	Move Byte Mask of <i>xmm</i> or <i>mmx</i> to <i>r32</i> .
POP	Pop a Value from the Stack
PSLLDQ	Shift <i>xmm1</i> Double Quadword Left Logical by <i>imm8</i> bytes and by shifting in 0s.
PSRLDQ	Shift Double Quadword Right Logical
PUSH	Push Word or Doubleword Onto the Stack
PUSHF PUSHFD	Push EFLAGS Register onto the Stack
PXOR	Logical Exclusive OR
REP REPE REPZ REPNE REPNZ	Repeat String Operation Prefix F3 6C REP INS <i>m8</i> , DX Valid Valid Input (E)CX bytes from port DX into ES:[(E)DI]. F3 6C REP INS <i>m8</i> , DX Valid N.E. Input RCX bytes from port DX into [RDI]. F3 6D REP INS <i>m16</i> , DX Valid Valid Input (E)CX words from port DX into ES:[(E)DI]. F3 6D REP INS <i>m32</i>, DX Valid Valid Input (E)CX doublewords from port DX into ES:[(E)DI]. F3 A4 REP MOVS <i>m8</i> , <i>m8</i> Valid Valid Move (E)CX bytes from DS:[(E)SI] to ES:[(E)DI]. F3 A5 REP MOVS <i>m16</i> , <i>m16</i> Valid Valid Move (E)CX words from DS:[(E)SI] to ES:[(E)DI]. F3 A5 REP MOVS <i>m32</i>, <i>m32</i> Valid Valid Move (E)CX doublewords from DS:[(E)SI] to ES:[(E)DI]. F3 6E REP OUTS DX, <i>r/m8</i> Valid Valid Output (E)CX bytes from DS:[(E)SI] to port DX. F3 6F REP OUTS DX, <i>r/m16</i> Valid Valid Output (E)CX words from DS:[(E)SI] to port DX. F3 AC REP LODS AL Valid Valid Load (E)CX bytes from DS:[(E)SI] to AL. F3 AD REP LODS AX Valid Valid Load (E)CX words from DS:[(E)SI] to AX. F3 AD REP LODS EAX Valid Valid Load (E)CX doublewords from DS:[(E)SI] to EAX.
RET	Return from Procedure
SHLD	Double-precision Shift Left Shift <i>r/m16</i> to left <i>imm8</i> places while shifting bits from <i>r16</i> in from the right. Shift <i>r/m16</i> to left CL places while shifting bits from <i>r16</i> in from the right. Shift <i>r/m32</i> to left <i>imm8</i> places while shifting bits from <i>r32</i> in from the right. Shift <i>r/m32</i> to left CL places while shifting bits from <i>r32</i> in from the right.
SHRD	Double-precision Shift Right Shift <i>r/m16</i> to right <i>imm8</i> places while shifting bits from <i>r16</i> in from the left.

	<p>Shift $r/m16$ to right CL places while shifting bits from $r16$ in from the left. Shift $r/m32$ to right $imm8$ places while shifting bits from $r32$ in from the left. Shift $r/m32$ to right CL places while shifting bits from $r32$ in from the left.</p>
SHUFPD	<p>Shuffle Packed Double-precision Floating-Point Values Shuffle packed double-precision floating-point values selected by $imm8$ from $xmm1$ and $xmm2/m128$ to $xmm1$.</p>  <p>The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The select operand is an 8-bit immediate: bit 0 selects which value is moved from the destination operand to the result (where 0 selects the low quadword and 1 selects the high quadword) and bit 1 selects which value is moved from the source operand to the result. Bits 2 through 7 of the select operand are reserved and must be set to 0.</p>
SQRTSD	<p>Compute Square Root of Scalar Double-precision Floating-Point Value Computes square root of the low double-precision floatingpoint value in $xmm2/m64$ and stores the results in $xmm1$.</p>
STOS STOSB STOSW STOSD	<p>Store String store AL at address ES:(E)DI; store AX at address ES:(E)DI; store AL at address ES:(E)DI; store AX at address ES:(E)DI; store EAX at address ES:(E)DI;</p>
SUBPD	<p>Subtract Packed Double-precision Floating-Point Values in $xmm2/m128$ from $xmm1$</p>
SUBSD	<p>Subtract Scalar Double-precision Floating-Point Values in $xmm2L/m64$ from $xmm1$ Subtracts the low double-precision floating-point values in $xmm2/mem64$ from $xmm1$.</p>
UCOMISD	<p>Unordered Compare Scalar Double-precision Floating-Point Values in $xmm1$ and $xmm2/m64$ and Set EFLAGS Performs an unordered compare of the double-precision floating-point values in the low quadwords of source operand 1 (first operand) and source operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN). Source operand 1 is an XMM register; source operand 2 can be an XMM register or a 64 bit memory location.</p>
UNPCKHPD	<p>Unpack and Interleave High Packed Double-precision Floating-Point Values UNPCKHPD $xmm1$, $xmm2/m128$</p> 
UNPCKLPD	<p>Unpack and Interleave Low Packed Double-precision Floating-Point Values</p> 
VERR VERW	<p>Verify a Segment for Reading Verify a Segment for Writing Verifies whether the code or data segment specified with the source operand is readable (VERR) or writable (VERW) from the current privilege level (CPL). The source operand is a 16-bit register or a memory location that contains the segment selector for the segment to be verified. If the segment is accessible and readable</p>

	(VERR) or writable (VERW), the ZF flag is set; otherwise, the ZF flag is cleared. Code segments are never verified as writable. This check cannot be performed on system segments.
WAIT = FWAIT	Causes the processor to check for and handle pending, unmasked, floating-point exceptions before proceeding
XORPD	Bitwise Logical XOR for Double-precision Floating-Point Values Performs a bitwise logical exclusive-OR of the two packed double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.

JA	rel:8
JAE	rel:8
JB	rel:8
JBE	rel:8
JC	rel:8
JCXZ	rel:8
JECXZ	rel:8
JRCXZ	rel:8
JE	rel:8
JG	rel:8
JGE	rel:8
JL	rel:8
JLE	rel:8
JNA	rel:8
JNAE	rel:8
JNB	rel:8
JNBE	rel:8
JNC	rel:8
JNE	rel:8
JNG	rel:8
JNGE	rel:8
JNL	rel:8

JNLE	rel:8
JNO	rel:8
JNP	rel:8
JNS	rel:8
JNZ	rel:8
JO	rel:8
JP	rel:8
JPE	rel:8
JPO	rel:8
JS	rel:8
JZ	rel:8
JA	rel:16
JA	rel:32
JAE	rel:16
JAE	rel:32
JB	rel:16
JB	rel:32
JBE	rel:16
JBE	rel:32
JBE	rel:64
JC	rel:32
JE	rel:16

JE	rel:32
JZ	rel:16
JZ	rel:32
JG	rel:16
JG	rel:32
JGE	rel:16
JGE	rel:32
JL	rel:16
JL	rel:32
JLE	rel:16
JLE	rel:32
JNA	rel:16
JNA	rel:32
JNAE	rel:16
JNAE	rel:32
JNB	rel:16
JNB	rel:32
JNBE	rel:16
JNBE	rel:32
JNBE	rel:64
JNC	rel:16
JNC	rel:32
JNE	rel:16

JNE	rel:32
JNG	rel:16
JNG	rel:32
JNGE	rel:16
JNGE	rel:32
JNL	rel:16
JNL	rel:32
JNLE	rel:16
JNLE	rel:32
JNO	rel:16
JNO	rel:32
JNP	rel:16
JNP	rel:32
JNS	rel:16
JNS	rel:32
JNZ	rel:16
JNZ	rel:32
JO	rel:16
JO	rel:32
JP	rel:16
JP	rel:32
JPE	rel:16

JPE	rel:32
JPO	rel:16
JPO	rel:32
JS	rel:16
JS	rel:32
JZ	rel:16
JZ	rel:32
JMP	rel:8
JMP	rel:16
JMP	rel:32
JMP	r/m:16
JMP	r/m:32
JMP	r/m:64
JMP	r/m:64
JMP	ptr:16:16
JMP	ptr:16:32
JMP	m16:16
JMP	m16:32
JMP	m16:64